An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits
Published in In the proceedings of 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), 2010
Use Google Scholar for full citation
Recommended citation: Xiaoda Pan, Fan Yang, Xuan Zeng, Yangfeng Su, "An efficient transistor-level piecewise-linear macromodeling approach for model order reduction of nonlinear circuits." In the proceedings of 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), 2010.