Efficient memory partitioning for parallel data access in FPGA via data reuse
Published in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017
Use Google Scholar for full citation
Recommended citation: Jincheng Su, Fan Yang, Xuan Zeng, Dian Zhou, Jie Chen, "Efficient memory partitioning for parallel data access in FPGA via data reuse." IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2017.