Parallel Global Placement on CPU via Parallel Reduction
Published in In the proceedings of 2019 IEEE 13th International Conference on ASIC (ASICON), 2019
Use Google Scholar for full citation
Recommended citation: Huaidong Gao, Fan Yang, Dian Zhou, Xuan Zeng, "Parallel Global Placement on CPU via Parallel Reduction." In the proceedings of 2019 IEEE 13th International Conference on ASIC (ASICON), 2019.